首页> 外文期刊>Japanese Journal of Applied Physics. Part 1, Regular Papers, Brief Communications & Review Papers >Stability Enhancement of Polysilicon Thin-Film Transistors Using Stacked Plasma-Enhanced Chemical Vapor Deposited SiO_2/SiN_x Gate Dielectric
【24h】

Stability Enhancement of Polysilicon Thin-Film Transistors Using Stacked Plasma-Enhanced Chemical Vapor Deposited SiO_2/SiN_x Gate Dielectric

机译:使用堆叠式等离子增强化学气相沉积SiO_2 / SiN_x栅极电介质增强多晶硅薄膜晶体管的稳定性

获取原文
获取原文并翻译 | 示例
           

摘要

The use of a double-layer, plasma-enhanced chemical vapor deposited SiO_2/SiN_x film as a gate dielectric material for polysilicon thin-film transistors was investigated in order to reduce mobile ion contamination and to improve gate oxide integrity degradation. We observed that the interposed silicon nitride film between the gate electrode and the SiO_2 gate insulator prevents the incorporation of mobile ions into the SiO_2 film, and also increases the breakdown voltage of the gate-insulating film. The mobile ion densities for the double SiO_2/SiN_x and single SiO_2 gate dielectrics (no interposed SiN_x layer between the gate electrode and SiO_2 gate insulator) were 1.3 x 10~(11) and 1.7 x 10~(12)/cm~2, respectively. The breakdown fields at the 50% failure points in the Weibull plots for the double and single dielectric cases were 8 and 5 MV/cm, respectively. We conclude that the silicon nitride layer of the double gate insulator film minimizes ion contamination, leading to the enhancement of breakdown characteristics.
机译:为了减少移动离子污染并改善栅极氧化物完整性退化,研究了使用等离子体增强的化学气相沉积双层SiO_2 / SiN_x膜作为多晶硅薄膜晶体管的栅极介电材料。我们观察到,在栅电极和SiO_2栅绝缘体之间插入的氮化硅膜可防止将迁移离子掺入SiO_2膜中,并且还可以增加栅绝缘膜的击穿电压。双层SiO_2 / SiN_x和单个SiO_2栅介质(栅电极和SiO_2栅绝缘体之间没有插入SiN_x层)的移动离子密度分别为1.3 x 10〜(11)和1.7 x 10〜(12)/ cm〜2,分别。对于双电介质和单电介质,Weibull图中50%失效点的击穿场分别为8和5 MV / cm。我们得出的结论是,双栅绝缘膜的氮化硅层可最大程度地减少离子污染,从而提高击穿特性。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号