首页> 外文期刊>Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on >Time Algorithm for Optimal Buffer Insertion of Nets With Sinks
【24h】

Time Algorithm for Optimal Buffer Insertion of Nets With Sinks

机译:带汇网的最优缓冲区插入的时间算法

获取原文
获取原文并翻译 | 示例

摘要

Buffer insertion is an effective technique to reduce interconnect delay. In this paper, we give a simple $O(mn)$ time algorithm for optimal buffer insertion, where $m$ is the number of sinks and $n$ is the number of buffer positions. When $m$ is small, our algorithm is a significant improvement over the recent $O(nlog^{2}n)$ time algorithm by Shi and Li, and the $O(n^{2})$ time algorithm of van Ginneken. For $b$ buffer types, our algorithms runs in $O(b^{2}n+bmn)$ time, an improvement of the recent $O(bn^{2})$ algorithm by Li and Shi. The improvement is made possible by an innovative linked list that can perform addition of a wire, addition of a buffer in amortized $O(1)$ time, and smart design of pointers. We then present the extension of our algorithm for the buffer cost minimization problem, which improves the previous best algorithm. On industrial test cases, the new algorithms is faster than previous best algorithms by an order of magnitude.
机译:缓冲区插入是减少互连延迟的有效技术。在本文中,我们给出了用于优化缓冲区插入的简单$ O(mn)$时间算法,其中$ m $是接收器数,$ n $是缓冲区位置数。当$ m $小时,我们的算法比Shi和Li最近的$ O(nlog ^ {2} n)$时间算法以及van的$ O(n ^ {2})$时间算法有了显着改进Ginneken。对于$ b $缓冲区类型,我们的算法以$ O(b ^ {2} n + bmn)$的时间运行,这是Li和Shi最近对$ O(bn ^ {2})$算法的改进。可以通过创新的链表实现改进,该链表可以执行添加导线,在摊销的$ O(1)$时间中添加缓冲区以及智能设计指针。然后,我们提出了针对缓冲区成本最小化问题的算法扩展,从而改进了先前的最佳算法。在工业测试用例上,新算法比以前的最佳算法快一个数量级。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号