On-chip timing measurement architecture with femtosecond resolution

摘要

A new timing measurement architecture based on the time-to-digital conversion technique is presented. The architecture occupies a small silicon area (200/spl times/185 /spl mu/m) in a 0.12 /spl mu/m CMOS process and can achieve tens of femtoseconds timing resolution, which is the highest reported to date.