首页> 外文期刊>IEEE Transactions on Electron Devices >Double-Gate finFETs as a CMOS Technology Downscaling Option: An RF Perspective
【24h】

Double-Gate finFETs as a CMOS Technology Downscaling Option: An RF Perspective

机译:双栅极finFET作为CMOS技术的缩小选项:RF的观点

获取原文
获取原文并翻译 | 示例

摘要

Based on careful physical description, the effect of gate-length downscaling on the RF performance of double-gate fin field-effect transistors (finFETs) has been analyzed. Downscaling is beneficial to the device RF performance although the losses due to series parasitics increase. The source/drain series resistance in finFET largely limits the device RF performance, and the losses due to the gate resistance increase with reducing gate length. Double-gate finFETs have the potential to reach the RF International Technology Roadmap for Semiconductor targets in the few decananometer regime, but meeting the specification for gate length in the order of 10 nm may require further improvements
机译:根据仔细的物理描述,分析了栅极长度缩小对双栅极鳍式场效应晶体管(finFET)的RF性能的影响。缩小尺寸对设备的RF性能是有益的,尽管由于串联寄生引起的损耗会增加。 finFET中的源极/漏极串联电阻在很大程度上限制了器件的RF性能,并且由于栅极电阻的损耗随栅极长度的减小而增加。双栅极finFET有可能在少数的can析仪范围内达到针对半导体目标的RF国际技术路线图,但要满足10 nm数量级的栅极长度规范,可能需要进一步改进

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号