首页> 外文期刊>Electron Devices, IEEE Transactions on >A Low Dark Count p-i-n Diode Based SPAD in CMOS Technology
【24h】

A Low Dark Count p-i-n Diode Based SPAD in CMOS Technology

机译:CMOS技术中基于低暗数p-i-n二极管的SPAD

获取原文
获取原文并翻译 | 示例

摘要

In this paper, a novel CMOS single-photon avalanche diode (SPAD) is presented, and the device is designed using a vertical p-i-n diode construction. The p-i-n diode with a wide depletion region enables a low-noise operation. The proposed design achieves dark count rates of 1.5 cps/ at 11 V excess bias, while the photon detection probability (PDP) is greater than 40% from 460 to 600 nm. Through the operation at very high excess bias voltages, it is possible to reach the PDP compression point where sensitivity to the breakdown voltage is low, thus ensuring high PDP uniformity; this feature makes it, especially, suitable for multimegapixel SPAD arrays.
机译:在本文中,提出了一种新颖的CMOS单光子雪崩二极管(SPAD),并使用垂直p-i-n二极管结构设计了该器件。具有宽耗尽区的p-i-n二极管可实现低噪声操作。拟议的设计在11 V过量偏置下实现了1.5 cps /的暗计数率,而光子检测概率(PDP)在460至600 nm范围内大于40%。通过在非常高的过量偏置电压下工作,可以达到对击穿电压敏感度较低的PDP压缩点,从而确保高PDP均匀性;此功能使其特别适合于数百万像素的SPAD阵列。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号