首页> 外文期刊>IEEE Electron Device Letters >Subthreshold Swing Saturation of Nanoscale MOSFETs Due to Source-to-Drain Tunneling at Cryogenic Temperatures
【24h】

Subthreshold Swing Saturation of Nanoscale MOSFETs Due to Source-to-Drain Tunneling at Cryogenic Temperatures

机译:纳米级MOSFET的亚阈值摆动饱和度由于在低温温度下源排水隧道

获取原文
获取原文并翻译 | 示例

摘要

According to quantum transport simulations, source-to-drain tunneling (SDT) has been recognized as the main cause leading to subthreshold swing (SS) saturation and degradation of short-channel MOSFETs at cryogenic temperatures. Generally, at a given low temperature, the steeper constant SS of thermionic currents may be overwhelmed by less-steep SDT currents at lower gate bias, degrading the average SS. Our simulations show that the SS of SDT currents is insensitive to temperatures for a MOSFET with a given channel length, accounting for SS saturation as lowering temperature. This work reveals the key points differentiating the possible reasons (interface traps, band tail and SDT) of SS saturation at cryogenic temperatures. We also study the impacts of carrier effective masses, gate-SD underlapping and a tunneling barrier at the source junction on SS saturation. SDT may pose a potential challenge and limit for scaling cryogenic CMOS of a quantum processor.
机译:根据量子传输模拟,源排水隧道(SDT)被认为是导致亚阈值摆动(SS)饱和度和在低温温度下的短通道MOSFET的劣化的主要原因。通常,在给定的低温下,热离子电流的陡峭常数SS可以在较低栅极偏压下通过较低陡峭的SDT电流来封闭,降低平均SS。我们的模拟表明,SDT电流的SS对具有给定通道长度的MOSFET的温度不敏感,占SS饱和度降低温度。这项工作揭示了在低温温度下区分SS饱和的可能原因(接口陷阱,带尾和SDT)的关键点。我们还研究了SS饱和度源交界处的载波有效质量,门-SD展位和隧道屏障的影响。 SDT可能对量子处理器的缩放低温CMOS构成潜在的挑战和限制。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号