首页> 外文期刊>IEEE Transactions on Circuits and Systems. II, Express Briefs >Low-voltage low-power accurate CMOS VT extractor
【24h】

Low-voltage low-power accurate CMOS VT extractor

机译:低压低功耗精密CMOS VT提取器

获取原文
获取原文并翻译 | 示例

摘要

Circuits extracting a MOSFET's threshold voltage belong to thengeneral category of bias circuits. Since these circuits do not processnsignal inputs, their power consumption should be low, while preservingnhigh accuracy and robustness of the output against supply voltagenvariations and transistor mismatch. In this work, a low-voltagenlow-power self-biased analog CMOS VT extractor is proposed.nBy utilizing novel feedback on a simple low-voltage VTnextracting block, the extractor presents less than 0.3% error for widensupply voltage range, and achieves low-power consumption andnself-compensation for second-order effects and mismatch. These featuresnare supported by simulation results
机译:提取MOSFET阈值电压的电路属于偏置电路的一般类别。由于这些电路不处理信号输入,因此它们的功耗应低,同时针对电源电压变化和晶体管失配保持输出的高精度和鲁棒性。在这项工作中,提出了一种低压低功耗自偏置模拟CMOS VT提取器。n通过在简单的低压VTnextracting块上利用新颖的反馈,该提取器在扩展电源电压范围内的误差小于0.3%,并且实现了功耗和对二阶效应和失配的自补偿。仿真结果支持这些功能

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号