首页> 外文期刊>Applied Surface Science >Variation of poly-Si grain structures under thermal annealing and its effect on the performance of TiN/Al_2O_3/Si_3N_4/SiO_2/poly-Si capacitors
【24h】

Variation of poly-Si grain structures under thermal annealing and its effect on the performance of TiN/Al_2O_3/Si_3N_4/SiO_2/poly-Si capacitors

机译:热退火条件下多晶硅晶粒结构的变化及其对TiN / Al_2O_3 / Si_3N_4 / SiO_2 / poly-Si电容器性能的影响

获取原文
获取原文并翻译 | 示例

摘要

This study presents the improved memory properties of TiN/Al2O3/Si3N4/SiO2/poly-Si (TANOS) capacitors after rapid thermal annealing (RTA) and high-pressure annealing processes (HPAP) using H-2 and D-2 molecules. First, it was confirmed that the recrystallization rate, and thus the grain size of the poly-silicon (poly-Si) film, increased with an increase of the RTA temperature, eventually improving the performance of the TANOS capacitor by reducing the trap densities at the poly-Si/SiO2 interface. Then, it was found that device performance parameters, such as program/erase speed and data retention, could be further improved through HPAP owing to the passivation of band gap states at the poly-Si channel grain boundary. Finally, it was confirmed that these improvements can be observed at a transistor level in the same fashion using the Silvaco TCAD simulation. (C) 2017 Elsevier B.V. All rights reserved.
机译:这项研究提出了使用H-2和D-2分子进行快速热退火(RTA)和高压退火工艺(HPAP)之后,TiN / Al2O3 / Si3N4 / SiO2 / poly-Si(TANOS)电容器的存储性能得到了改善。首先,已证实,随着RTA温度的升高,多晶硅(poly-Si)膜的重结晶速率和晶粒尺寸均增加,最终通过降低陷阱密度来提高TANOS电容器的性能。多晶硅/ SiO2界面。然后,发现由于在多晶硅沟道晶粒边界处的带隙状态的钝化,可以通过HPAP进一步改善器件性能参数,例如编程/擦除速度和数据保留。最后,证实了使用Silvaco TCAD仿真可以以相同的方式在晶体管级观察到这些改进。 (C)2017 Elsevier B.V.保留所有权利。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号