首页> 中文期刊> 《测控技术》 >基于BIST的SRAM型FPGA故障测试

基于BIST的SRAM型FPGA故障测试

         

摘要

For producers,an in-depth and comprehensive study on the FPGA testing technidogy is an important prerequisite to ensure the successful manufacture of high reliability chip.Since FPGA can be reprogrammed,this method can divide the FPGA internal resources into several BIST(built-in self test) modules via programming,then change the role and test path of the various components in each BIST module via several configurations,the complete test for the internal resources of FPGA can be reached.This method makes the internal resources of FPGA as a whole to test,so the test for FPGA configurable logic blocks and interconnect resources can be carried out simultaneously,and then the difficulties of programming and testing time can be effectively reduced.The experimental results indicate that this method is effective.%从生产者角度对FPGA芯片测试技术进行深入而全面的研究,是保证制造出高可靠性芯片的一个重要前提.由于FPGA具有可重复编程性,该方法通过编程将FPGA内部资源划分为多个内建自测试(BIST,built in self test)模块,然后多次配置改换每个BIST模块中各个组成部分的角色和测试路径,进而达到对FPGA内部资源完全测试的目的.由于给出的方法是将内部资源作为一个整体来测试,所以FPGA的可编程逻辑资源和互连资源的测试问题可同时进行,继而有效地减少编程难度和测试时间.最后的实验结果表明该方法的有效性.

著录项

相似文献

  • 中文文献
  • 外文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号