首页> 外文会议>ASME InterPack Conference >CHARACTERIZATION OF THE PIEZORESISTIVE COEFFICIENTS OF (100) SILICON FROM-150TO+125C
【24h】

CHARACTERIZATION OF THE PIEZORESISTIVE COEFFICIENTS OF (100) SILICON FROM-150TO+125C

机译:(100)硅的压阻系数 - 150to + 125℃的表征

获取原文

摘要

Stress sensing test chips are widely utilized to investigate integrated circuit die stresses arising from assembly and packaging operations. The test chips incorporate resistor or transistor sensing elements that are able to measure stresses by observing the changes in their resistivity or carrier mobility. This piezoresistive behavior of such sensors is characterized by three piezoresistive coefficients, which are electro-mechanical material constants. We are interested in stress characterization over a very broad range of temperatures. However, the literature provides limited data over the desired range, and even the data at room temperature, exhibit wide discrepancies in magnitude as well as sign. This work focuses on an extensive experimental study of the temperature dependence of the piezoresistive coefficients, π_(11), π_(12), and π_(44), for both p- and n-type silicon. In order to minimize errors associated with misalignment with the crystallographic axes on (100) silicon wafers, anisotropic wet etching was used in this work to accurately locate the axes. A special four-point bending apparatus has been constructed and integrated into an environmental chamber capable of temperatures from -155 to +300°C. Experimental calibration results for the piezoresistive coefficients as a function of temperature from -150°C to +125°C are presented and compared and contrasted with existing values from literature. Measurements were performed using stress sensors fabricated on (100) silicon mounted on PCB material including both die-on-beam and strip-on-beam mounting techniques. Four-point bending (4PB) was used to generate the required stress, and finite element simulations have been used to determine the actual states of stress in the silicon material.
机译:胁迫感测测试芯片广泛用于研究由装配和包装操作产生的集成电路芯片应力。测试芯片包括电阻器或晶体管感测元件,其能够通过观察其电阻率或载流子迁移率的变化来测量应力。这种传感器的这种压阻性行为的特征在于三个压阻式系数,这是电力材料常数。我们对压力表征感兴趣,在非常广泛的温度范围内。然而,文献在所需范围内提供有限的数据,甚至在室温下的数据,幅度的幅度差异和标志。这项工作侧重于对P和N型硅的压阻系数,π_(11),π_(12)和π_(44)的温度依赖性的广泛实验研究。为了最小化与(100)硅晶片上的结晶轴相关的与未对准相关联的误差,在该工作中使用各向异性湿法蚀刻,以精确定位轴。已经构造了一种特殊的四点弯曲装置并集成到能够从-155至+ + 300℃的温度的环境室中。对压阻系数的实验校准结果作为温度从-150°C至+ 125℃的函数呈现,并与文献的现有值形成对比。使用安装在PCB材料上的(100)硅制造的应力传感器进行测量,包括模具上梁和带状束安装技术。使用四点弯曲(4PB)来产生所需的应力,并且有限元模拟已用于确定硅材料中的实际应力状态。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号