An approach to design-for-testability for memory embedding logic LSIs

摘要

This paper presents a design-for-testability approach to logic LSIs which are embedding randomaccess-memones (RAMs). This approach uses scannable RAMs/or enhancing the testability o/ not only the RAMs themselves but also their peripheral circuits. Automatic test generation are applicable/or both the RAMs and the whole logic circuit.