Whole-chip ESD protection for CMOS VLSI/ULSI with multiple powerpins

摘要

An anomalous phenomenon of ESD failure in CMOS ICs with multipleVDD and VSS power-supply pins is discovered and investigated. A methodof whole-chip ESD protection to overcome this anomalous ESD failure isproposed with experimental verification