首页>
外国专利>
Output buffer ESD protection using parasitic SCR protection circuit for CMOS VLSI integrated circuits
Output buffer ESD protection using parasitic SCR protection circuit for CMOS VLSI integrated circuits
展开▼
机译:使用寄生SCR保护电路的CMOS VLSI集成电路的输出缓冲器ESD保护
展开▼
页面导航
摘要
著录项
相似文献
摘要
An input and output (I/O) circuit with an improved ESD protection is disclosed. The circuit has an output buffer having an NMOS transistor coupled to a PMOS transistor, an ESD protection circuit having a parasitic silicon controlled rectifier (SCR) integrated therein and coupled to the output buffer, and a diode string having a predetermined number of diodes coupled between a source node of the NMOS transistor and ground, wherein a voltage drop across the diode string increases the SCR gate holding voltage, thereby setting an ESD protection holding voltage for the ESD protection circuit.
展开▼