首页> 外文会议>2010 5th International Microsystems Packaging Assembly and Circuits Technology Conference >iNEMI Solder Paste Deposition Project report — Optimizing solder paste printing for large and small components
【24h】

iNEMI Solder Paste Deposition Project report — Optimizing solder paste printing for large and small components

机译:iNEMI焊膏沉积项目报告—优化大型和小型组件的焊膏印刷

获取原文
获取外文期刊封面目录资料

摘要

As the density of board design increasing fast, the distance between the adjacent components becomes much smaller. When the miniature chip components and the fine pitch components which require smaller volumes of solder paste are close to the castle-like components, connectors with poor pin co-planarity and CCGAs which require more solder paste, only one single thickness stencil could not satisfy all of the components at the same printing process. At present, the step stencil is the cheapest and most popular solution, but the layout density could not increase more because of the keep-out distances. The objective of this iNEMI Solder Paste Deposition Project is to understand the major factors to step stencil printing quality and where are the limitations. The widely recognized industry standard IPC-7525 has been used as the starting point for an experimental program that explores the effect of varying the keep out distance for 0201 and 0402 chip components, CSP and SOP with pitches down to 0.4mm, and larger components represented by CCGA. Other variables included in the experiments to determine if they had an effect on the sensitivity of paste transfer to keep-out distance included stencil type, step height and solder type. In the first stage of the project the printing to each pad was measured with automated 3D SPI systems and optimum combinations of parameters were also identified by statistical analysis. In the second stage, a confirming printing and an assembly validation were done and optimum combinations were carefully checked up. Results indicate that the minimum keep-out distance for each kind of components applied in this project can be obtained following the optimum design. In this paper the authors will explain the methodology chosen to achieve the project objectives and recommend future work directions.
机译:随着电路板设计密度的快速提高,相邻组件之间的距离变得越来越小。当需要较小焊膏量的微型芯片组件和精细间距组件接近城堡状组件,引脚共面性较差的连接器和需要更多焊膏的CCGA时,只有一个单一厚度的模板无法满足所有要求相同的印刷过程中的组件。目前,阶梯模板是最便宜和最受欢迎的解决方案,但是由于保持距离,布局密度无法进一步提高。此iNEMI锡膏沉积项目的目的是了解影响模板印刷质量的主要因素以及限制因素。广泛认可的行业标准IPC-7525已用作实验程序的起点,该程序探讨了改变0201和0402芯片组件,间距小于0.4mm的CSP和SOP的保持距离的影响以及代表更大组件的影响由CCGA提供。为了确定它们是否影响锡膏转移对保持距离的敏感性,实验中包括的其他变量包括模板类型,台阶高度和焊料类型。在该项目的第一阶段,使用自动化3D SPI系统测量了对每个印版的印刷,并且还通过统计分析确定了参数的最佳组合。在第二阶段,进行了确认印刷和组装确认,并仔细检查了最佳组合。结果表明,按照最佳设计,可以获得在该项目中应用的每种组件的最小保持距离。在本文中,作者将解释为实现项目目标而选择的方法,并建议未来的工作方向。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号