首页> 外文会议>Custom Integrated Circuits Conference, 2006 IEEE >Yield and Cost Modeling for 3D Chip Stack Technologies
【24h】

Yield and Cost Modeling for 3D Chip Stack Technologies

机译:3D芯片堆叠技术的成品率和成本建模

获取原文

摘要

It has been shown that stacking a set of known good dice into a 3D chip array may be beneficial in terms of system performance and footprint area. This paper demonstrates that, in the general sense, it is also beneficial to arrange chips into a 3D stack from yield and cost perspectives. It is shown that an optimal point occurs where cost is minimized by stacking an appropriate amount of dice into a single system
机译:已经显示出,将一组已知的良好骰子堆叠到3D芯片阵列中,就系统性能和占地面积而言可能是有益的。本文证明,从收益和成本的角度来看,从一般意义上讲,将芯片排列到3D堆栈中也是有益的。结果表明,通过将适当数量的骰子堆叠到单个系统中,可以使成本最小化,这是一个最佳点

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号