首页> 外文会议>Electron Devices Meeting, 2001. IEDM Technical Digest. International >Conventional n-channel MOSFET devices using single layer HfO/sub 2/ and ZrO/sub 2/ as high-k gate dielectrics with polysilicon gate electrode
【24h】

Conventional n-channel MOSFET devices using single layer HfO/sub 2/ and ZrO/sub 2/ as high-k gate dielectrics with polysilicon gate electrode

机译:传统的n沟道MOSFET器件使用单层HfO / sub 2 /和ZrO / sub 2 /作为带有多晶硅栅电极的高k栅介质

获取原文

摘要

Conventional self-aligned MOSFET transistors with poly-silicon gate-electrode were successfully fabricated using Hf-oxide and Zr-oxide as high-k gate-dielectrics. The gate-stack consisting of poly-silicon on Hf-oxide exhibited promising transistor characteristics with a S/D RTA temperature of 1000/spl deg/C, demonstrating feasibility of integrating high-k gate-dielectrics into conventional CMOS process technology. Effects of S/D RTA temperatures on the HfO/sub 2//poly-Si transistor characteristics were discussed. A gate-dimension dependent bi-modal gate leakage current was observed from ZrO/sub 2//poly-Si transistors.
机译:使用Hf氧化物和Zr氧化物作为高k栅介质,成功地制造了具有多晶硅栅电极的常规自对准MOSFET晶体管。由Hf氧化物上的多晶硅组成的栅叠层具有令人满意的晶体管特性,其S / D RTA温度为1000 / spl deg / C,证明了将高k栅介电层集成到常规CMOS工艺技术中的可行性。讨论了S / D RTA温度对HfO / sub 2 // poly-Si晶体管特性的影响。从ZrO / sub 2 // poly-Si晶体管观察到与栅极尺寸有关的双峰栅极泄漏电流。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号