Device interactions between ESD diodes and NMOS clamps in CMOS processes

摘要

Device interactions between ESD diodes and NMOS clamps are analyzed in three different example layout configurations using equivalent circuits with parasitic devices. The observed SCR-like I–V behaviors pose a latch-up risk, even if the NMOS clamp resides in an isolated Pwell.