A robust addressable array test structure is presented, which allows automated characterization of the MOSFET's matching, with high area and time efficiency, accuracy and repeatability. It features CMOS switches to ensure a full test operation range, and prevent gate oxide breakdown of individual DUTs from destroying the functionality of the whole test structure. The test structure provides superior isolation to minimize cross talk while providing greater flexibility in testing. Testing result (I{sub}d mismatch) on wafers of 0.18μm Technology will be presented.
展开▼