首页> 外文会议>IEEE Electronic Components and Technology Conference >Reliability study of lead-free flip-chips with solder bumps down to 30 #x03BC;m diameter
【24h】

Reliability study of lead-free flip-chips with solder bumps down to 30 #x03BC;m diameter

机译:通过焊料凸块的无铅折芯片的可靠性研究降至30μm

获取原文

摘要

The ongoing trend to miniaturized electronics has induced many developments towards size reduction and increasing performance in electronic products. To meet these requirements the involved processes, materials and components in electronics production have to be enhanced for high performance and high reliability. Flip-chip technology is one technology of choice with potential for highest integration. In previous investigations technologies for cost-efficient solder bumping and automated assembly in an industrial environment were evaluated. Wafer level solder sphere transfer and solder sphere jetting were adapted to provide flipchips with solder bump diameters down to 30 μm for flip-chip assembly onto printed circuit boards as well as onto thin film ceramic substrates. The reliability tests done so far showed excellent achievable reliability performance of these ultrafine-pitch assemblies under various test conditions. Since electromigration of flip-chip interconnects is a very important reliability concern, characterization of new interconnect developments needs to be done regarding the electromigration performance in accelerated life tests. For all experiments, specially designed flip-chips with 10 mm by 10 mm by 0.8 mm in size have been used. The silicon die layout provides a pitch of 100 μm with solder bump sizes between 60 μm and 30 μm in diameter. The solder spheres consist of lead-free SnAgCu alloy and are placed on a Ni-P under bump metallization which has been realized in an electroless nickel process. For the electromigration tests within this study, multiple combinations of individual current densities and temperatures were adapted to the respective solder sphere diameters. Online measurements with separate daisy chain connections for each test coupon provide exact lifetime data during the electromigration tests, which are in some cases still in progress. Cross sectioning has been employed for the analysis of thermal diffus- on as well as of the impact of electromigration influence on the failure mechanism using optical, SEM and EDX analysis, respectively. Reliability plots will be discussed regarding the electromigration performance for different test conditions applied to the respective test specimen for lifetime estimations.
机译:小型化电子产品的持续趋势诱导了对电子产品规模降低和越来越多的表现发展。为满足这些要求,必须提高电子产品的相关工艺,材料和组件,以实现高性能和高可靠性。倒装芯片技术是一种选择的一种技术,具有最高集成的潜力。在先前的调查中,评估了工业环境中的成本效益焊料撞击和自动组装的技术。晶片水平焊料球体转移和焊料球体喷射适于提供焊料凸块直径的翼芯,用于倒装芯片组件到印刷电路板上以及薄膜陶瓷基板上。到目前为止所做的可靠性测试表明,在各种测试条件下,这些超细俯仰组件的可实现可靠性性能优异。由于倒装芯片互连的电迁移是一个非常重要的可靠性问题,因此需要对加速寿命测试的电迁移性能进行新的互连开发的表征。对于所有实验,已经使用了具有10mm×10mm的特殊设计的折芯片,尺寸为0.8mm。硅芯片布局在直径为60μm和30μm之间的焊料凸块尺寸提供100μm的间距。焊球由无铅SnAGCu合金组成,并在凸块金属化下置于Ni-P上,该凸块金属化在化学镀镍过程中实现。对于本研究中的电迁移测试,各个电流密度和温度的多种组合适用于相应的焊料球直径。对于每个测试优惠券的单独菊花链连接的在线测量,在电迁移测试期间提供精确的寿命数据,这在某些情况下仍在进行中。已经采用横截面来分析热扩散以及电迁移对使用光学,SEM和EDX分析的破坏机制的影响。将讨论可靠性图,用于对应用于各个试样的不同测试条件的电迁移性能进行寿命估计。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号