首页> 外文会议>Iranian Conference on Electrical Engineering >Drain breakdown voltage model of fully-depleted SOI four-gate MOSFETs
【24h】

Drain breakdown voltage model of fully-depleted SOI four-gate MOSFETs

机译:全耗尽SOI四门MOSFET的排水击穿电压模型

获取原文

摘要

The purpose of this research is to evaluate the drain breakdown voltage of n-channel FD-SOI four-gate MOSFETs. Our approach is on the basis of three dimensional solution of Poisson's equation with proper boundary conditions for the surface potential and electrical field distribution. The model is extended to derive a model for the drain breakdown voltage which can predict the drain breakdown voltage versus bias conditions and device parameters including silicon film thickness, oxide layer thickness and channel doping concentration. The validity of the model is illustrated by comparison between the obtained results and numerical simulation.
机译:本研究的目的是评估N沟道FD-SOI四栅极MOSFET的漏极击穿电压。我们的方法是在泊松方程的三维解决方案的基础上,具有适当的边界条件的表面电位和电场分布。该模型扩展以推导出漏极击穿电压的模型,该模型可以预测漏极击穿电压与偏置条件和装置参数,包括硅膜厚度,氧化物层厚度和通道掺杂浓度。通过比较所获得的结果和数值模拟来说明模型的有效性。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号