【24h】

Pentacene memory transistors using monolayer of ligand-removed semiconductor colloidal nano-dots as a floating gate

机译:使用去除了配体的半导体胶体纳米点的单层作为浮栅的并五苯存储晶体管

获取原文
获取原文并翻译 | 示例
获取外文期刊封面目录资料

摘要

Summary form only given. We fabricated pentacene memory transistors, in which monolayer of semiconductor colloidal nano-dots was embedded as a floating gate. The writing time of the memory transistors was reduced to be ~1/3 when the ligand molecules of the colloidal nano-dots were removed by (NH4)2S or UV/O3 treatment. The retention time, however, became considerably short by the ligand removal. These results suggest that the ligand molecules worked as a major par of the tunneling barrier for electrons trapped in the nano-dot floating gate.
机译:仅提供摘要表格。我们制造了并五苯存储晶体管,其中半导体胶体纳米点的单层嵌入为浮栅。当通过(NH 4)2 S或UV / O 3处理去除胶体纳米点的配体分子时,存储晶体管的写入时间减少为〜1/3。然而,由于配体的去除,保留时间变得相当短。这些结果表明,配体分子充当了捕获在纳米点浮栅中的电子的隧穿势垒的主要部分。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号