首页> 外文会议>2013 IEEE 5th International Nanoelectronics Conference. >The adjustment of threshold voltage on P-Type FinFET devices
【24h】

The adjustment of threshold voltage on P-Type FinFET devices

机译:调整P型FinFET器件上的阈值电压

获取原文
获取原文并翻译 | 示例
获取外文期刊封面目录资料

摘要

FinFET devices have the structure of 3-D fins as channels, which are capable of being fully depleted as the gate is biased and potentially suppress the leakage currents. In this paper, one compares poly-silicon gates with fully cobalt silicide gate to see how much they are affected by the fin widths. Two channel lengths (0.1 micron and 0.12 micron) at two different fin widths (namely, 110nm, and 120nm) are taken into account.
机译:FinFET器件具有3-D鳍片作为沟道的结构,当栅极偏置时,它们可以完全耗尽,并有可能抑制泄漏电流。在本文中,我们将多晶硅栅极与硅化钴栅极进行了比较,以了解它们受到鳍片宽度的影响程度。考虑了在两个不同的鳍片宽度(即110nm和120nm)处的两个通道长度(0.1微米和0.12微米)。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号