首页> 外国专利> CMOS sensor architecture for temporally dithered sampling

CMOS sensor architecture for temporally dithered sampling

机译:CMOS传感器架构,用于时间上抖动采样

摘要

An imaging method and device having pixels divided into groups of pixels are disclosed. A pixel group-based global shutter, and staggered long and short exposures per pixel group followed by readings of two samples per pixel are presented. Exemplary methods and devices are provided for Bayer color filter arrays partitioned into groups of nxn pixels.
机译:公开了一种分为像素组的像素的成像方法和装置。 呈现每个像素组的基于像素组的全局快门,并且每个像素组交错的长短暴露,然后呈现每个像素的两个样本的读数。 为拜耳滤色器阵列提供了示例性方法和设备,其分成了NXN像素组的组。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号