首页> 外国专利> synchronization of phase with a circuit to minimize the circuit of clock reference. the frequency of the local clock in the pertubazioni

synchronization of phase with a circuit to minimize the circuit of clock reference. the frequency of the local clock in the pertubazioni

机译:与电路进行相位同步以最小化时钟参考电路。 pertubazioni中本地时钟的频率

摘要

A frequency disturbance minimization circuit for use in a phase locked loop circuit. A pulse generator eliminates random phase shift, which occurs after a reference clock outage, by synchronizing counted down derivatives of the local and reference clock circuits. A window circuit provides a signal representative of the difference in phase between these local and reference clock circuits. A counter accumulates these phase difference window signals for periodic interrogation by a microprocessor which causes a voltage controlled oscillator to adjust its frequency in the direction necessary to eliminate this phase difference.
机译:一种用于锁相环电路的频率干扰最小化电路。脉冲发生器通过同步本地和参考时钟电路的递减计数导数,消除了在参考时钟中断后发生的随机相移。窗口电路提供代表这些本地和参考时钟电路之间的相位差的信号。计数器累加这些相位差窗口信号,以供微处理器进行周期性询问,该微处理器使压控振荡器在消除该相位差所必需的方向上调节其频率。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号