首页> 外国专利> VHF/UHF plasma process for use in forming integrated circuit structures on semiconductor wafers

VHF/UHF plasma process for use in forming integrated circuit structures on semiconductor wafers

机译:VHF / UHF等离子工艺,用于在半导体晶圆上形成集成电路结构

摘要

A method of fabricating integrated circuit structures on semiconductor wafers using a plasma-assisted process is disclosed wherein the plasma is generated by a VHF/UHF power source at a frequency ranging from about 50 to about 800 MHz. Low pressure plasma-assisted etching or deposition processes, i.e., processes may be carried out within a pressure range not exceeding about 500 milliTorr; with a ratio of anode to cathode area of from about 2:1 to about 20:1, and an electrode spacing of from about 5 cm. to about 30 cm. High pressure plasma-assisted etching or deposition processes, i.e., processes may be carried out with a pressure ranging from over 500 milliTorr up to 50 Torr or higher; with an anode to cathode electrode spacing of less than about 5 cm. By carrying out plasma-assisted processes using plasma operated within a range of from about 50 to about 800 MHz, the electrode sheath voltages are maintained sufficiently low, so as to avoid damage to structures on the wafer, yet sufficiently high to preferably permit initiation of the processes without the need for supplemental power sources. Operating in this frequency range may also result in reduction or elimination of microloading effects.
机译:公开了一种使用等离子体辅助工艺在半导体晶片上制造集成电路结构的方法,其中等离子体由VHF / UHF电源以约50至约800MHz的频率产生。低压等离子体辅助蚀刻或沉积工艺,即可以在不超过约500毫托的压力范围内进行的工艺;阳极与阴极的面积比约为2:1至20:1,电极间距约为5 cm。约30厘米高压等离子体辅助蚀刻或沉积工艺,即可以在超过500毫托至最高50托或更高的压力下进行的工艺;阳极到阴极的间距小于5厘米。通过使用在约50MHz至约800MHz范围内操作的等离子体进行等离子体辅助工艺,电极鞘电压保持足够低,从而避免了对晶片上结构的损坏,但又足够高以优选地允许引发无需辅助电源的过程。在此频率范围内运行也可能导致微负载效应的降低或消除。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号