Device for comparing the write and read timings of a buffer memory (1), the said buffer memory being controlled, in write mode and in read mode, by respectively write and read control means, incorporating a respectively write (4) and read (6) counter incremented by a so-called respectively write and read timing signal, and one at least of these counters being a counter other than a binary counter, characterised in that this comparison device includes: - associated with such a counter, a means of counting in binary (11, 13), incremented by the same timing signal as the counter with which it is associated, - means (14) of comparing binary states arising either from two such means of counting in binary, in the case where each of the two counters, write and read, is associated with such a means of counting in binary, or on the one hand from a binary counter and on the other hand from such a means of counting in binary, in the case where one of the two counters, write and read, is a binary counter and where the other of these two counters is associated with such a means of counting in binary. IMAGE
展开▼
