首页> 外国专利> SEMICONDUCTOR MEMORY DEVICE WITH SOURCE LINES HAVING VOLTAGE LEVELS CONTROLLED BY DATA WRITE MODES

SEMICONDUCTOR MEMORY DEVICE WITH SOURCE LINES HAVING VOLTAGE LEVELS CONTROLLED BY DATA WRITE MODES

机译:具有源极线的半导体存储器,其电压水平由数据写入模式控制

摘要

And a potential difference larger than a power supply voltage is provided between the gate and the source and the drain of the memory cell, thereby executing data rewriting of the memory cell. This semiconductor memory device is provided with a source line potential control circuit for controlling the potential of the source line. The source line potential control circuit sets the potential of the source line in the plurality of block batch " 1 " data write modes to be lower than the normal data write mode.
机译:并且在存储单元的栅极与源极和漏极之间提供大于电源电压的电势差,从而执行存储单元的数据重写。该半导体存储装置设置有用于控制源极线的电位的源极线电位控制电路。源极线电势控制电路将多个块批“ 1”数据写入模式中的源极线的电势设置为低于正常数据写入模式。

著录项

  • 公开/公告号KR20010112587A

    专利类型

  • 公开/公告日2001-12-20

    原文格式PDF

  • 申请/专利权人 니시무로 타이죠;

    申请/专利号KR20010032013

  • 发明设计人 나까무라히로시;

    申请日2001-06-08

  • 分类号G11C16/10;

  • 国家 KR

  • 入库时间 2022-08-22 00:32:03

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号