首页> 外国专利> 1 RECOVERY MECHANISM FOR L1 DATA CACHE PARITY ERRORS

1 RECOVERY MECHANISM FOR L1 DATA CACHE PARITY ERRORS

机译:1 L1数据缓存奇偶校验错误的恢复机制

摘要

The present invention relates to a method of processing an interrupt service in particular, the data storage interrupt (such as a parity error), which enables the recovery of the software as reported by the error using a non-related system resources such as the cache error. Parity error indicates that the method can be reported by generating and utilizing a data storage interrupt status register (DSISR) a data storage interrupt data storage interrupt is a result of a parity error. The context of the processor can be completely synchronized with handles parity error.
机译:本发明涉及一种处理中断服务的方法,特别是一种数据存储中断(诸如奇偶校验错误),其使得能够使用诸如高速缓存之类的非相关系统资源来恢复由错误所报告的软件。错误。奇偶校验错误表示可以通过生成和利用数据存储中断状态寄存器(DSISR)来报告该方法,数据存储中断数据存储中断是奇偶校验错误的结果。处理器的上下文可以与处理奇偶校验错误完全同步。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号