首页> 外国专利> NITRIDING STI (SHALLOW-TRENCH ISOLATION) LINER OXIDE FOR REDUCING INFLUENCE OF CORNER DEVICE GIVEN TO PERFORMANCE OF PERPENDICULAR-TYPE DEVICE

NITRIDING STI (SHALLOW-TRENCH ISOLATION) LINER OXIDE FOR REDUCING INFLUENCE OF CORNER DEVICE GIVEN TO PERFORMANCE OF PERPENDICULAR-TYPE DEVICE

机译:氮化STI(浅沟槽隔离)衬里氧化物减少对角型设备性能的角落设备的影响

摘要

PROBLEM TO BE SOLVED: To provide a structure for a perpendicular-type DRAM capable of being integrated into a process flow, using a flat surface device.;SOLUTION: A method of manufacturing an integrated circuit device comprises steps of etching a trench in a substrate; and forming DRAM cells which include a build-up capacitor 24 at a lower edge and a perpendicular-type MOSFET having a gate conductor 30 covering the build-up capacitor 24 and a boron doped channel. The method further comprises a step of forming a trench adjacent to the DRAM cells and a silicon acid nitriding isolation liner at either side of the DRAM cells. Next, an isolation region is formed in the trench at either side of the DRAM cells. Thereafter, the DRAM cells, including a boron-containing channel region are exposed to a high temperature caused by heat treatment to form a supporting device and so on. A nitride containing isolation liner reduces the isolation of boron in a channel region as compared with an oxide-containing isolation liner essentially without nitrogen.;COPYRIGHT: (C)2005,JPO&NCIPI
机译:解决的问题:提供一种使用平面器件的能够集成到工艺流程中的垂直型DRAM的结构。解决方案:一种制造集成电路器件的方法包括在衬底中蚀刻沟槽的步骤。 ;形成DRAM单元,该DRAM单元包括在下边缘处的累积电容器24和垂直型MOSFET,该垂直型MOSFET具有覆盖该累积电容器24的栅极导体30和硼掺杂沟道。该方法进一步包括形成与DRAM单元相邻的沟槽和在DRAM单元的任一侧的硅酸氮化隔离衬里的步骤。接下来,在DRAM单元的任一侧的沟槽中形成隔离区。之后,将包括含硼沟道区的DRAM单元暴露于由热处理引起的高温,以形成支撑装置等。与基本上不含氮的含氧化物隔离衬里相比,含氮化物隔离衬里减少了通道区域中硼的隔离。;版权所有:(C)2005,JPO&NCIPI

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号