首页> 外国专利> LOW RC PRODUCT TRANSISTORS IN SOI SEMICONDUCTOR PROCESS

LOW RC PRODUCT TRANSISTORS IN SOI SEMICONDUCTOR PROCESS

机译:SOI半导体工艺中的低RC产品晶体管

摘要

A semiconductor fabrication process includes forming a transistor gate overlying an SOI wafer having a semiconductor top layer over a buried oxide layer (BOX) over a semiconductor substrate. Source/drain trenches, disposed on either side of the gate, are etched into the BOX layer. Source/drain structures are formed within the trenches. A depth of the source/drain structures is greater than the thickness of the top silicon layer and an upper surface of the source/drain structures coincides approximately with the transistor channel whereby vertical overlap between the source/drain structures and the gate is negligible. The trenches preferably extend through the BOX layer to expose a portion of the silicon substrate. The source/drain structures are preferably formed epitaxially and possibly in two stages including an oxygen rich stage and an oxygen free stage. A thermally anneal between the two epitaxial stages will form an isolation dielectric between the source/drain structure and the substrate.
机译:半导体制造工艺包括形成覆盖在SOI晶片上的晶体管栅极,该SOI晶片具有在半导体衬底上方的掩埋氧化物层(BOX)上方的半导体顶层。位于栅极两侧的源极/漏极沟槽被蚀刻到BOX层中。源极/漏极结构形成在沟槽内。源极/漏极结构的深度大于顶部硅层的厚度,并且源极/漏极结构的上表面与晶体管沟道大致重合,由此可以忽略源极/漏极结构和栅极之间的垂直重叠。沟槽优选地延伸穿过BOX层以暴露硅衬底的一部分。源极/漏极结构优选地是外延形成的,并且可能分两个阶段形成,包括富氧阶段和无氧阶段。两个外延阶段之间的热退火将在源/漏结构和衬底之间形成隔离电介质。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号