首页> 外国专利> METHOD OF FORMING A GATE ELECTRODE IN A SEMICONDUCTOR DEVICE, CAPABLE OF FORMING A METAL SILICIDE LAYER UNIFORMLY BY MAKING A RECESS OF INTER INSULATING LAYER UNIFORM

METHOD OF FORMING A GATE ELECTRODE IN A SEMICONDUCTOR DEVICE, CAPABLE OF FORMING A METAL SILICIDE LAYER UNIFORMLY BY MAKING A RECESS OF INTER INSULATING LAYER UNIFORM

机译:在半导体器件中形成栅极电极的方法,该方法能够通过使绝缘层均匀地形成层来均匀地形成金属硅化物层

摘要

PURPOSE: A method of forming a gate electrode in a semiconductor device is provided to prevent a void in an inter insulating layer by using a hard mask pattern as a sacrificed pattern for forming a final control gate.;CONSTITUTION: A tunnel insulating layer, a first silicon layer for floating gate, an insulating layer(115), a second silicon layer for a control gate, a hard mask layer are laminated on a semiconductor substrate. A first interlayer insulating film(120) is formed so that an upper part of the hard mask layer between a plurality of laminating structures is exposed. The hard mask layer having an upper part exposed to the outside is etched selectively.;COPYRIGHT KIPO 2010
机译:目的:提供一种在半导体器件中形成栅电极的方法,以通过使用硬掩模图案作为牺牲图案来形成最终控制栅来防止中间绝缘层中的空隙。组成:隧道绝缘层,在半导体基板上层叠有用于浮置栅极的第一硅层,绝缘层(115),用于控制栅极的第二硅层,硬掩模层。形成第一层间绝缘膜(120),以使多个层叠结构之间的硬掩模层的上部露出。选择性地蚀刻具有暴露于外部的上部的硬掩模层。; COPYRIGHT KIPO 2010

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号