首页> 外国专利> SEMICONDUCTOR DEVICE AND A MANUFACTURING METHOD THEREOF, CAPABLE OF PROTECTING THE SIDEWALL OF A GATE PATTERN TO A GATE SPACER

SEMICONDUCTOR DEVICE AND A MANUFACTURING METHOD THEREOF, CAPABLE OF PROTECTING THE SIDEWALL OF A GATE PATTERN TO A GATE SPACER

机译:能够将门图案的侧壁保护到门间隔件的半导体装置及其制造方法

摘要

PURPOSE: A semiconductor device and a manufacturing method thereof are provided to improve production yield by preventing the formation of a bridge between a gate pattern and plug in a LPC process.;CONSTITUTION: An element isolation layer(204) is formed within a semiconductor substrate(200) in order to limit an active area(202). A recess pattern for a gate is formed in the active area and element isolation layer. A gate pattern(210) is formed on the recess pattern. A gate spacer(220) is formed in order to cover the gate pattern. The space is formed between an upper part of the recess pattern for the gate on the element isolation layer and the gate pattern.;COPYRIGHT KIPO 2010
机译:目的:提供一种半导体器件及其制造方法,以防止在LPC工艺中通过在栅极图案和插塞之间形成桥接来提高生产率。组成:在半导体衬底内形成元件隔离层(204) (200)以限制活动区域(202)。在有源区和元件隔离层中形成用于栅极的凹槽图案。在凹陷图案上形成栅极图案(210)。形成栅极隔离物(220)以便覆盖栅极图案。在元件隔离层上用于栅极的凹陷图案的上部和栅极图案之间形成空间。; COPYRIGHT KIPO 2010

著录项

  • 公开/公告号KR20100078965A

    专利类型

  • 公开/公告日2010-07-08

    原文格式PDF

  • 申请/专利权人 HYNIX SEMICONDUCTOR INC.;

    申请/专利号KR20080137358

  • 发明设计人 YU JAE SEON;LEE JAE KYUN;CHAE KWANG KEE;

    申请日2008-12-30

  • 分类号H01L21/336;H01L29/78;

  • 国家 KR

  • 入库时间 2022-08-21 18:32:19

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号