首页> 外国专利> Integrated circuit fabrication method for die level metal density gradient to improve flip chip package reliability

Integrated circuit fabrication method for die level metal density gradient to improve flip chip package reliability

机译:芯片级金属密度梯度提高倒装芯片封装可靠性的集成电路制造方法

摘要

An integrated circuit has metal bumps on the top surface that create a potentially destructive stress on the underlying layers when the metal bumps are formed. Ensuring a minimum metal concentration in the underlying metal interconnect layers has been implemented to reduce the destructive effect. The minimum metal concentration is highest in the corners, next along the border not in the corner, and next is the interior. The regions in an interconnect layer generally under the metal bump require more concentration than adjacent regions not under a bump. Lesser concentration is required for the metal interconnect layers that are further from the surface of the integrated circuit. The desired metal concentration is achieved by first trying a relatively simple solution. If that is not effective, different approaches are attempted until the minimum concentration is reached or until the last approach has been attempted.
机译:集成电路在顶表面上具有金属凸块,当形成金属凸块时,金属凸块在下面的层上产生潜在的破坏性应力。确保底层金属互连层中的最小金属浓度已被实施以减小破坏作用。最小金属浓度在拐角处最高,其次是在边界处而不是拐角处,其次是内部。互连层中通常在金属凸块下方的区域比不在凸块下方的相邻区域需要更多的浓度。离集成电路表面较远的金属互连层需要较小的浓度。通过首先尝试相对简单的解决方案来达到所需的金属浓度。如果那没有效果,则尝试使用其他方法,直到达到最小浓度或尝试使用最后一种方法为止。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号