首页> 外国专利> Semiconductor devices, method for fabricating integrated fan-out packages, and method for fabricating semiconductor devices

Semiconductor devices, method for fabricating integrated fan-out packages, and method for fabricating semiconductor devices

机译:半导体器件,制造集成扇出封装的方法以及半导体器件的制造方法

摘要

A semiconductor device including an integrated circuit, a plurality of conductive pillars, and a protection layer is provided. The integrated circuit includes a semiconductor substrate and an interconnection structure covering the semiconductor substrate, wherein the interconnection structure includes a plurality of patterned conductive layers and a plurality of inter-dielectric layers stacked alternately, the topmost patterned conductive layer of the patterned conductive layers is covered by the topmost inter-dielectric layer of the inter-dielectric layers, and the topmost patterned conductive layer is exposed by a plurality of openings of the topmost inter-dielectric layer. The conductive pillars are disposed on the topmost patterned conductive layer exposed by the openings, and the conductive pillars are electrically connected to the topmost patterned conductive layer through the openings. The protection layer covers the integrated circuit and the conductive pillars. A method for fabricating the semiconductor device and a method for fabricating integrated fan-out packages including the semiconductor device are also provided.
机译:提供一种包括集成电路,多个导电柱和保护层的半导体器件。该集成电路包括半导体衬底和覆盖该半导体衬底的互连结构,其中该互连结构包括交替地堆叠的多个图案化导电层和多个介电层之间,覆盖了图案化导电层中的最顶部的图案化导电层。通过中间电介质层中的最顶层电介质间层,最顶层的图案化导电层通过最顶层电介质间层的多个开口暴露。导电柱设置在由开口暴露的最上面的图案化导电层上,并且导电柱通过开口电连接到最上面的图案化导电层。保护层覆盖集成电路和导电柱。还提供了一种用于制造半导体器件的方法以及一种用于制造包括该半导体器件的集成扇出封装的方法。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号