COMPRESSOR CIRCUIT, WALLACE TREE CIRCUIT, MULTIPLIER CIRCUIT, CHIP AND DEVICE

摘要

Provided in the present application are a compressor circuit, a Wallace tree circuit, a multiplier circuit, a chip and a device, the compressor circuit comprising a first full adder, a second full adder and a first selection circuit; an output end of the first full adder is connected to an input end of the first selection circuit, and an output end of the first selection circuit is connected to an input end of the second full adder; the first selection circuit is used to determine, according to the first selection signal, an input signal that is outputted by the first selection circuit to the second full adder; the input signal outputted by the first selection circuit to the second full adder and the highest bit signal of a multi-bit input signal of the compressor circuit are used to control the startup or shutdown of the second full adder, which may reduce the power consumption of a circuit as well as time delays.