首页> 外文OA文献 >A narrow-to-wideband scrambling technique increasing software radio receiver linearity
【2h】

A narrow-to-wideband scrambling technique increasing software radio receiver linearity

机译:一种增加软件无线电接收机线性度的窄带宽加扰技术

代理获取
本网站仅为用户提供外文OA文献查询和代理获取服务,本网站没有原文。下单后我们将采用程序或人工为您竭诚获取高质量的原文,但由于OA文献来源多样且变更频繁,仍可能出现获取不到、文献不完整或与标题不符等情况,如果获取不到我们将提供退款服务。请知悉。

摘要

Radio receivers and transmitters produce distortion products which are high above the noise floor. These products emanate from a combination of a low-order nonlinearity and the narrowband nature of the signal of interest. In this work, a scrambling system is proposed that can be added to a receiver, reducing these distortion products. Continuous time-domain signal manipulation is used to spread the spectral power of a narrowband signal, before it passes through nonlinear receiver circuitry. Digitally the original signal shape is reconstructed. This way, the distortion created by the nonlinearity does not result in dominant tones, improving IP2 and IP3 figures without increasing the intrinsic circuitry linearity, saving power and maintaining flexibility. This topology became possible through using new designs and topologies, which allow signal manipulation using passive components only. Additionally, a new high speed DAC design allows a voltage supply rail to be used as a sub-mV accurate reference. The concept is demonstrated using a software-radio approach, in which the sampling and buffering represents the nonlinear processing. With a 2.2 Vpp, diff 100 MHz input signal, the measured distortion products are below -74 dBc. At 1.4 GHz input this number is 60.2 dBc. The scrambling hardware uses 54 mW in a 65 nm CMOS process.
机译:无线电接收器和发射器产生高于噪声底板的失真产品。这些产品从低阶非线性的组合和感兴趣的信号的窄带性质中散发出来。在这项工作中,提出了一种加扰系统,其可以添加到接收器中,从而减少这些失真产品。在通过非线性接收器电路之前,使用连续的时域信号操作来扩展窄带信号的光谱功率。数字地数字地重建原始信号形状。这样,非线性创建的失真不会导致显性色调,改善IP2和IP3图,而不增加本征电路线性,节省功耗并保持灵活性。这种拓扑可以通过使用新的设计和拓扑,允许使用无源组件进行信号操作。此外,新的高速DAC设计允许电源轨作为子MV精确的参考。使用软件无线电方法对该概念进行说明,其中采样和缓冲表示非线性处理。使用2.2 VPP,Diff 100 MHz输入信号,测量的失真产品低于-74 dBc。 1.4 GHz输入此数字为60.2 DBC。加扰硬件在65 nm CMOS过程中使用54 MW。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
代理获取

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号