首页> 美国政府科技报告 >Numerical Technique for Removing Residual Gate-Source Capacitances When Extracting Parasitic Inductance for GaN High Electron Mobility Transistors (HEMTs)
【24h】

Numerical Technique for Removing Residual Gate-Source Capacitances When Extracting Parasitic Inductance for GaN High Electron Mobility Transistors (HEMTs)

机译:在提取GaN高电子迁移率晶体管(HEmT)的寄生电感时去除残余栅源电容的数值技术

获取原文

摘要

The design of monolithic microwave integrated circuits (MMIC) is dependent on the ability to generate accurate device models. Prior knowledge of the external parasitic components is required to determine the small signal model of the intrinsic device. A simple technique for determining and correcting for the gate-source capacitance during the extraction of the series inductance will be presented. This technique has worked well when integrated into existing small signal extraction procedures.

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号