首页> 外文期刊>IEEE transactions on very large scale integration (VLSI) systems >A solution methodology for exact design space exploration in athree-dimensional design space
【24h】

A solution methodology for exact design space exploration in athree-dimensional design space

机译:二维设计空间中精确设计空间探索的解决方法

获取原文
获取原文并翻译 | 示例

摘要

This paper describes an exact solution methodology, implemented innRensselaer's Voyager design space exploration system, for solving thenscheduling problem in a three-dimensional (3-D) design space: the usualntwo-dimensional (2-D) design space (which trades off area and schedulenlength), plus a third dimension representing clock length. Unlike designnspace exploration methodologies which rely on bounds or estimates, thisnmethodology is guaranteed to find the globally optimal solution to a 3-Dnscheduling problem. Furthermore, this methodology efficiently prunes thensearch space, eliminating provably inferior design points through thenfollowing: 1) a careful selection of candidate clock lengths and 2)ntight bounds on the number of functional units or on the schedulenlength. Both chaining and multicycle operations are supported
机译:本文介绍了一种精确的解决方案方法,该方法在nRensselaer的Voyager设计空间探索系统中实现,用于解决三维(3-D)设计空间中的计划问题:通常的二维(2-D)设计空间(权衡面积和schedulenlength),再加上代表时钟长度的第三维。与依赖于界限或估计的设计空间探索方法不同,该方法论可确保找到3-Dnscheduling问题的全局最优解。此外,该方法有效地修剪了搜索空间,并通过以下方式消除了可证明的劣质设计要点:1)仔细选择候选时钟长度和2)在功能单元数量或调度长度上的严格界限。支持链接和多周期操作

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号