首页> 外文期刊>IEEE transactions on very large scale integration (VLSI) systems >Zero-aliasing space compaction of test responses using multipleparity signatures
【24h】

Zero-aliasing space compaction of test responses using multipleparity signatures

机译:使用多重奇偶校验签名对测试响应进行零混淆空间压缩

获取原文
获取原文并翻译 | 示例

摘要

We present a parity-based space compaction technique thatneliminates aliasing for any given fault model. The test responses from ancircuit under test with a large number of primary outputs are mergedninto a narrow signature stream using a multiple-output parity tree. Thenfunctions realized by the different outputs of the compactor arendetermined by a procedure that targets the desired fault model.nExperimental results for the ISCAS-85 benchmarks show that zero aliasingnof single stuck-line faults can be achieved with a two output parityntree compactor. Our findings corroborate recent results on thenfundamental limits of space compaction
机译:我们提出了一种基于奇偶校验的空间压缩技术,该技术可以消除任何给定故障模型的混叠现象。使用多输出奇偶树将来自具有大量主输出的被测电路的测试响应合并为狭窄的签名流。然后通过针对所需故障模型的过程确定由压实机的不同输出实现的功能。nISCAS-85基准的实验结果表明,使用两个输出奇偶校验树压实机可以实现单条卡死故障的零混叠。我们的发现证实了关于空间压缩的基本极限的最新结果

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号