首页> 外文期刊>IEEE transactions on very large scale integration (VLSI) systems >Design automation with the TSPC circuit technique: ahigh-performance wave digital filter
【24h】

Design automation with the TSPC circuit technique: ahigh-performance wave digital filter

机译:使用TSPC电路技术进行设计自动化:高性能波形数字滤波器

获取原文
获取原文并翻译 | 示例

摘要

In this paper, we demonstrate how the true single-phase clockingn(TSPC) circuit technique is utilized fur a high-speed recursive filternapplication, with a high degree of design automation. This features anquick netlist generation of integral high-speed arithmetic modules,nutilization of carry-save architectures, and synthesis and optimizationnwith a TSPC cell library. Implementation results in a 0.8 Μm standardnCMOS process indicate substantial performance improvements overntraditional designs, at the same time keeping design time very short.nFabricated samples of the third-order lattice wave digital filter werenmeasured at 265 Msamples/s, which is more than double the sample ratenreported in previous works on the same filter and same or comparablentechnology
机译:在本文中,我们演示了如何在高速递归滤波器应用中利用真正的单相时钟(TSPC)电路技术,并实现高度的设计自动化。该功能具有快速生成完整的高速算术模块的网表,利用进位保存架构以及利用TSPC单元库进行综合和优化的功能。 0.8微米标准的实现结果nCMOS工艺表明,与传统设计相比,性能得到了显着改善,同时使设计时间非常短.n次测量的三阶晶格波数字滤波器的样本采样率为265 Msamples / s,是样本的两倍以上。在以前的工作中使用相同的过滤器和相同或类似技术报告的比率

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号