首页> 外文期刊>IEEE transactions on very large scale integration (VLSI) systems >Design of multigigabit multiplexer-loop-based decision feedback equalizers
【24h】

Design of multigigabit multiplexer-loop-based decision feedback equalizers

机译:基于千兆位多路复用器环路的判决反馈均衡器设计

获取原文
获取原文并翻译 | 示例

摘要

This paper presents novel approaches for pipelining of parallel nested multiplexer loops and decision feedback equalizers (DFEs) based on look-ahead techniques. Look-ahead techniques can be applied to pipeline a nested multiplexer loop in many possible ways. It is shown that not all the look-ahead approaches necessarily result in improved performance. A novel look-ahead approach is identified, which can guarantee improvement in performance either in the form of pipelining or parallelism. The proposed technique is demonstrated and applied to design multiplexer-loop-based DFEs with throughput in the range of 3.125-10 Gb/s.
机译:本文提出了一种基于超前技术的并行嵌套多路复用器环路和决策反馈均衡器(DFE)流水线传输的新方法。可以采用许多可能的方式将先行技术应用于嵌套多路复用器循环的流水线。结果表明,并非所有的预见方法都必定会导致性能提高。确定了一种新颖的前瞻性方法,该方法可以保证以流水线或并行的形式提高性能。演示了所提出的技术,并将其用于设计吞吐量为3.125-10 Gb / s的基于多路复用器环路的DFE。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号