首页> 外文期刊>Very Large Scale Integration (VLSI) Systems, IEEE Transactions on >Optimizing the Implementation of SEC–DAEC Codes in FPGAs
【24h】

Optimizing the Implementation of SEC–DAEC Codes in FPGAs

机译:优化SEC-DAEC代码在FPGA中的实现

获取原文
获取原文并翻译 | 示例

摘要

Single error correction and double-adjacent error correction (SEC–DAEC) codes are a type of error correction codes (ECCs) capable of correcting single and double-adjacent errors. They are useful in applications where multiple adjacent errors may occur, such as space or avionics. ECC encoders and decoders have a regular structure that makes it easier to accommodate them into field-programmable gate arrays (FPGAs). This brief proposes methods to optimize the decoder of SEC–DAEC codes when implemented in an FPGA, reducing the resource utilization when compared with the conventional implementations.
机译:单纠错和双相邻纠错(SEC–DAEC)码是一种纠错码(ECC),能够纠正单双相邻错误。它们在可能发生多个相邻错误(例如空间或航空电子设备)的应用中很有用。 ECC编码器和解码器具有规则的结构,可以更轻松地将它们容纳在现场可编程门阵列(FPGA)中。本文简要介绍了一些方法,可在以FPGA实现时优化SEC-DAEC代码的解码器,与传统实现相比可降低资源利用率。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号