首页> 外文期刊>IEEE transactions on very large scale integration (VLSI) systems >Triple Patterning Lithography Aware Optimization and Detailed Placement Algorithms for Standard Cell-Based Designs
【24h】

Triple Patterning Lithography Aware Optimization and Detailed Placement Algorithms for Standard Cell-Based Designs

机译:三重图案光刻意识优化和基于标准单元设计的详细布局算法

获取原文
获取原文并翻译 | 示例

摘要

Triple patterning lithography (TPL) is regarded as a promising technique to handle the manufacturing challenges in the 14nm technology node and beyond. It is necessary to consider TPL in early design stages to make the layout more TPL friendly and reduce the manufacturing cost. In this paper, we propose a flow to co-optimize cell layout decomposition and detailed placement. Our cell decomposition approach can enumerate all coloring solutions with the minimum number of stitches. The experimental results show that our approach can outperform the existing work in all aspects of stitch number, half-perimeter wirelength (HPWL), and running time. We further extend our placer to consider the displacement of cells as a constraint and as an objective, respectively, which can help to preserve the quality of the input placement. Effectiveness of the extensions is verified by the experiments.
机译:三重图案化光刻(TPL)被认为是一种有前途的技术,可以应对14nm技术节点及以后的制造挑战。有必要在设计的早期阶段考虑使用TPL,以使布局更易于使用TPL,并降低制造成本。在本文中,我们提出了一种流程来共同优化单元格布局分解和详细放置。我们的单元分解方法可以枚举最少针数的所有着色解决方案。实验结果表明,我们的方法在针数,半周线长(HPWL)和运行时间等各个方面均能胜过现有工作。我们进一步扩展了放置器,以将单元的位移分别视为约束和目标,这可以帮助保持输入放置的质量。通过实验验证了扩展的有效性。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号