首页> 外文期刊>Very Large Scale Integration (VLSI) Systems, IEEE Transactions on >A 20-nW 0.25-V Inverter-Based Asynchronous Delta–Sigma Modulator in 130-nm Digital CMOS Process
【24h】

A 20-nW 0.25-V Inverter-Based Asynchronous Delta–Sigma Modulator in 130-nm Digital CMOS Process

机译:基于130 nm数字CMOS工艺的基于20nW 0.25V逆变器的异步Delta-Sigma调制器

获取原文
获取原文并翻译 | 示例

摘要

This paper presents a new inverter-based architecture that implements an asynchronous delta-sigma modulator. Different from the classical architecture, it features an input transconductor that promotes a differential and high input impedance that makes it easier to interface with sensors and other front ends. Furthermore, an inverter-based relaxation oscillator accomplishes the required hysteresis through a charge redistribution process, which exhibits lower time delay than hysteretic comparators, besides saving power from quiescent biasing. The circuit has been implemented in 130-nm CMOS digital process using halo-implanted transistors. In addition, transistors are biased in weak inversion and are implemented using distributed layout to reduce power consumption besides mitigating halo-implants undesired effects. Supplied with 0.25 V, the proposed architecture consumes 20 nW with just -55 dB of third harmonic distortion, making it suitable for wearable biomedical applications where energy consumption, low bandwidth, and moderate resolution are required.
机译:本文提出了一种新的基于逆变器的架构,该架构实现了异步delta-sigma调制器。与经典架构不同,它具有输入跨导,可促进差分和高输入阻抗,从而使其更易于与传感器和其他前端连接。此外,基于反相器的张弛振荡器通过电荷重新分配过程实现了所需的磁滞,与滞后比较器相比,它具有比滞后比较器更低的时间延迟,此外还可以节省静态偏置的功率。该电路已使用卤素注入晶体管以130 nm CMOS数字工艺实现。此外,晶体管在弱反相方面存在偏见,并采用分布式布局来实现,以减少功耗,除了减轻晕环注入带来的不良影响外。提供0.25 V电压时,拟议的架构功耗仅为20 nW,只有-55 dB的三次谐波失真,使其适用于需要能耗,低带宽和中等分辨率的可穿戴生物医学应用。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号