首页> 外文期刊>Superlattices and microstructures >A high performance Ge/Si_0.5Ge_0.5/Si heterojunction dual sources tunneling transistor with a U-shaped channel
【24h】

A high performance Ge/Si_0.5Ge_0.5/Si heterojunction dual sources tunneling transistor with a U-shaped channel

机译:具有U形沟道的高性能Ge / Si_0.5Ge_0.5 / Si异质结双源隧穿晶体管

获取原文
获取原文并翻译 | 示例

摘要

In this paper, a new Ge/Si_0.5Ge_0.5/Si heterojunction dual sources tunneling transistor with a U-shaped channel (Ge_DUTFET) is proposed and investigated by Silvaco-Atlas simulation. The line tunneling perpendicular to channel and point tunneling parallel to channel simultaneously occur on both sides of the gate. The Ge is chosen as the source region material to increase the line tunneling current. The designed heterojunction between the Ge source and Si channel decreases the point tunneling barrier width to enhance the point tunneling current. And this heterojunction can also promote the Ge_DUTFET to occur point tunneling at the small gate voltage, which makes it obtain the smaller turn-on voltage. Furthermore, the Si_0.5Ge_0.5 buffer layer is also helpful for the enhancement of performance. The simulation results reveal that Ge_DUTFET has the better performance compared with the Si_DUTFET. The on-state current and average subthreshold swing of Ge_DUTFET are 1.11 × 10~(-5)A/μm and 35.1mV/dec respectively. The max cut-off frequency (f_T) and gain bandwidth product (GBW) are 26.6 GHz and 16.6 GHz respectively. The f_T and GBW of the Ge_DUTFET are respectively increased by -27.4% and -84.3% compared with the SLDUTFET.
机译:本文提出了一种新的具有U形沟道的Ge / Si_0.5Ge_0.5 / Si异质结双源极隧穿晶体管(Ge_DUTFET),并通过Silvaco-Atlas仿真对其进行了研究。垂直于沟道的线隧穿和平行于沟道的点隧穿同时发生在栅极的两侧。选择Ge作为源极区域材料以增加线隧穿电流。 Ge源极与Si沟道之间设计的异质结减小了点隧穿势垒宽度,从而增强了点隧穿电流。而且,这种异质结还可以促使Ge_DUTFET在较小的栅极电压下发生点隧穿,从而使其获得较小的导通电压。此外,Si_0.5Ge_0.5缓冲层也有助于提高性能。仿真结果表明,与Si_DUTFET相比,Ge_DUTFET具有更好的性能。 Ge_DUTFET的导通电流和平均亚阈值摆幅分别为1.11×10〜(-5)A /μm和35.1mV / dec。最大截止频率(f_T)和增益带宽乘积(GBW)分别为26.6 GHz和16.6 GHz。与SLDUTFET相比,Ge_DUTFET的f_T和GBW分别增加了-27.4%和-84.3%。

著录项

  • 来源
    《Superlattices and microstructures》 |2017年第6期|8-19|共12页
  • 作者单位

    Key Laboratory for Wide Band Cap Semiconductor Materials and Devices of Education, School of Microelectronics, Xidian University, Xi'an 710071, China;

    Key Laboratory for Wide Band Cap Semiconductor Materials and Devices of Education, School of Microelectronics, Xidian University, Xi'an 710071, China;

    Key Laboratory for Wide Band Cap Semiconductor Materials and Devices of Education, School of Microelectronics, Xidian University, Xi'an 710071, China;

    Key Laboratory for Wide Band Cap Semiconductor Materials and Devices of Education, School of Microelectronics, Xidian University, Xi'an 710071, China;

    Key Laboratory for Wide Band Cap Semiconductor Materials and Devices of Education, School of Microelectronics, Xidian University, Xi'an 710071, China;

  • 收录信息
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类
  • 关键词

    Tunneling transistor (TFET); Line tunneling; Point tunneling; Cut-off frequency; Gain bandwidth product;

    机译:隧道晶体管(TFET);线隧道点隧道;截止频率;增益带宽积;

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号