首页> 外文期刊>Solid-State Electronics >Contact metallization on strained-Si
【24h】

Contact metallization on strained-Si

机译:应变硅上的接触金属化

获取原文
获取原文并翻译 | 示例
       

摘要

Metal-semiconductor interfaces play a crucial role in electronic and optoelectronic devices. Strained-Si hetero-structure devices are expected to play an important role due to its compatibility with Si processing technology. The interfacial reactions and chemical phase formation between nickel and ultrahigh vacuum chemical vapor deposited (UHVCVD) strained-Si layers on relaxed Si_(0.75)Ge_(0.25) layers have been studied in the temperature range of 300-900℃ for forming low resistive and uniform silicide films for future generation strained-Si metal oxide semiconductor field-effect transistors (MOSFETs). The silicide films were characterized by scanning electron microscopy (SEM) and cross sectional transmission electron microscopy (XTEM). Smooth and uniform nickel monogermanosilicide films have been obtained for samples annealed around 450℃. Ni/strained-Si Schottky barrier diodes (SBDs) have been fabricated and characterized in the temperature range of 150-300 K for the determination of barrier height (φ_b) and ideality factor (n). SBDs having epitaxial strained-Si layer thickness of 200 and 520 A have been modeled by incorporating an interfacial layer and associated series resistance to achieve a better agreement with the experimental data. Schottky barrier height (SBH) was found to decrease with a decrease in the measurement temperature while the ideality factor was found to increase. The interface states have been characterized using the capacitance-voltage (C―V) characteristics of the diodes.
机译:金属半导体接口在电子和光电设备中起着至关重要的作用。应变硅异质结构器件因其与硅加工技术的兼容性而有望发挥重要作用。研究了镍和超高真空化学气相沉积(UHVCVD)应变Si层在松弛的Si_(0.75)Ge_(0.25)层上的界面反应和化学相形成的过程,研究了其在300-900℃的温度范围内形成低阻和低电阻的现象。用于下一代应变硅金属氧化物半导体场效应晶体管(MOSFET)的均匀硅化物膜。通过扫描电子显微镜(SEM)和截面透射电子显微镜(XTEM)表征硅化物膜。对于在450℃左右退火的样品,获得了光滑均匀的单锗硅化镍薄膜。镍/应变硅肖特基势垒二极管(SBDs)的制造和表征在150-300 K的温度范围内,用于确定势垒高度(φ_b)和理想因子(n)。外延应变硅层厚度为200和520 A的SBD通过合并界面层和相关的串联电阻来建模,以与实验数据更好地吻合。发现肖特基势垒高度(SBH)随着测量温度的降低而降低,而理想因数则升高。界面状态已使用二极管的电容-电压(C-V)特性进行了表征。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号