首页> 外文期刊>Materials Science and Engineering. B, Solid-State Materials for Advanced Technology >Effect of germanium pre-amorphization on solid-phase epitaxial regrowth of antimony and arsenic ion-implanted silicon
【24h】

Effect of germanium pre-amorphization on solid-phase epitaxial regrowth of antimony and arsenic ion-implanted silicon

机译:锗预非晶化对锑和砷离子注入硅固相外延生长的影响

获取原文
获取原文并翻译 | 示例

摘要

Shallow, low-resistive n~+/p junction was investigated for sub 100-nm metal-oxide-semiconductor field-effect transistors (MOSFETs) using antimony and arsenic ion-implantation and low-temperature rapid thermal annealing-increased gate leakage current due to high-permittivity gate dielectric crystallization during high-temperature source and drain dopant activation imposes low temperature annealing for next generation devices. In contrast to arsenic implanted junctions, Sb-doped specimens showed shallower junction depth, lower sheet resistance and leakage current at low temperature processing (600℃). In addition, Ge pre-amorphization prior to As-implant was used to fully amorphize Si for ideal solid-phase epitaxial regrowth. Pre-amorphized As-doped samples did not result in highly activated junctions at low temperature. Pre-amorphized Sb-doped junctions did not regrow in acceptable annealing time. The results indicated the superiority of antimony to arsenic as a dopant for ultra-shallow and low-resistive source and drain extensions. Arsenic will not be a proper candidate because of higher sheet resistance as a consequence of presence of inactive As-vacancy clusters and higher leakage current for devices that should be fabricated at low temperature with implementing of high-κ dielectric metal-electrode gate stack in next generation MOSFETs.
机译:研究了使用锑和砷离子注入以及低温快速热退火增加了栅极漏电流导致的100nm以下亚金属氧化物半导体场效应晶体管(MOSFET)的浅层,低电阻n〜+ / p结在高温源极和漏极掺杂剂活化过程中,高介电常数栅极介电结晶的产生对下一代器件造成了低温退火。与砷注入的结相比,掺Sb的样品在低温工艺(600℃)下显示出更浅的结深度,更低的薄层电阻和漏电流。另外,在砷植入之前,将Ge预非晶化用于使Si完全非晶化,以实现理想的固相外延再生。预非晶化的掺砷样品在低温下不会导致高度活化的结。预先掺杂的Sb掺杂结在可接受的退火时间内没有重新生长。结果表明,锑作为超浅和低电阻源极和漏极扩展的掺杂剂优于砷。砷将不是合适的候选材料,因为存在较高的薄层电阻,这是由于存在闲置的As-空位簇和较高的泄漏电流,这些器件应在低温下制造,然后在下一个实施高κ介电金属电极堆叠的情况下制造代MOSFET。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号