首页> 外文期刊>IEEE Transactions on Instrumentation and Measurement >BIST for Measuring Clock Jitter of Charge-Pump Phase-Locked Loops
【24h】

BIST for Measuring Clock Jitter of Charge-Pump Phase-Locked Loops

机译:用于测量电荷泵锁相环的时钟抖动的BIST

获取原文
获取原文并翻译 | 示例
           

摘要

This paper presents a built-in self-test (BIST) circuit that measures the clock jitter of the charge-pump phase-locked loops (PLLs). The jitter-measurement structure is based on a novel time-to-digital converter (TDC) which has a high resolution. A small area overhead is also achieved using the voltage-controlled oscillator and the loop filter of the PLL under test as parts of the TDC. The experiment result shows that the resolution is about 1 ps and that the measurement error is smaller than 20%.
机译:本文介绍了一种内置的自测(BIST)电路,该电路可测量电荷泵锁相环(PLL)的时钟抖动。抖动测量结构基于具有高分辨率的新型时间数字转换器(TDC)。使用压控振荡器和被测PLL的环路滤波器作为TDC的一部分,还可以实现较小的面积开销。实验结果表明,分辨率约为1 ps,测量误差小于20%。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号