首页> 外文期刊>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems >Concurrent detection of erroneous responses in linear analog circuits
【24h】

Concurrent detection of erroneous responses in linear analog circuits

机译:并发检测线性模拟电路中的错误响应

获取原文
获取原文并翻译 | 示例

摘要

This paper presents a novel methodology for concurrent error detection in linear analog circuits. The error-detection circuit monitors the input and some observable internal nodes of the examined circuit and generates an estimate of its output. The estimate coincides with the output in error-free operation, while in the presence of errors, it diverges. Thus, concurrent error detection is performed by comparing the two signals through an analog comparator. In essence, the error-detection circuit operates as a duplicate of the examined circuit, yet it is smaller, in general, and never exceeds the size of an actual duplicate. The proposed methodology is demonstrated on three analog filters.
机译:本文提出了一种用于线性模拟电路中并发错误检测的新方法。误差检测电路监视被检查电路的输入和一些可观察到的内部节点,并生成其输出的估计值。估计值与无错误操作的输出一致,而在存在错误的情况下,它会发散。因此,通过通过模拟比较器比较两个信号来执行并发错误检测。本质上,错误检测电路作为被检查电路的副本,但通常较小,并且永远不会超过实际副本的大小。在三个模拟滤波器上演示了所提出的方法。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号