...
首页> 外文期刊>IEEE Photonics Technology Letters >Vertical electrical interconnection of compound semiconductor thin-film devices to underlying silicon circuitry
【24h】

Vertical electrical interconnection of compound semiconductor thin-film devices to underlying silicon circuitry

机译:化合物半导体薄膜器件与底层硅电路的垂直电互连

获取原文
获取原文并翻译 | 示例
   

获取外文期刊封面封底 >>

       

摘要

A three-dimensional integration technology that electrically connects an independently optimized thin-film device layer to a Si circuitry layer is reported. An epitaxial liftoff GaAs thin-film optical detector is integrated directly on top of Si amplifier circuitry with a planarizing, insulating layer of polymide between the detector and the circuitry. The detector is virtually connected to the circuitry below through an electrical via in the insulator. This integration technology enables monolithic, massively parallel vertical interconnection between two independently optimized device layers. Systems such as image processing arrays should significantly benefit from this massively parallel integration technology.
机译:报告了将独立优化的薄膜器件层电连接到Si电路层的三维集成技术。外延剥离GaAs薄膜光学检测器直接集成在Si放大器电路的顶部,在检测器和电路之间具有一层平坦的,绝缘的聚酰亚胺层。检测器实际上通过绝缘子中的电气过孔连接到下面的电路。这项集成技术可以在两个独立优化的设备层之间实现单片,大规模并行的垂直互连。诸如图像处理阵列之类的系统应该从这种大规模并行集成技术中受益匪浅。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号